- 1. What is the primary purpose of pipelining in computer architecture?
- A) To increase clock frequency
- B) To decrease instruction latency
- C) To reduce power consumption
- D) To simplify instruction set architecture

View answer Answer: B) To decrease instruction latency

Explanation: Pipelining allows multiple instructions to be processed simultaneously, reducing the time it takes to execute each instruction.

- 2. Which of the following cache mapping techniques provides the fastest access to data?
- A) Direct mapping
- B) Fully associative mapping
- C) Set-associative mapping
- D) Multi-level mapping

View answer Answer: B) Fully associative mapping

Explanation: In fully associative mapping, any block of main memory can be placed in any cache line, providing the fastest access but requiring more complex hardware.

- 3. What is the purpose of branch prediction in computer architecture?
- A) To eliminate branches in the code

- B) To predict the outcome of branch instructions
- C) To optimize the execution of floating-point operations
- D) To increase the size of the instruction cache

Answer: B) To predict the outcome of branch instructions

Explanation: Branch prediction attempts to guess whether a conditional branch will be taken or not, allowing the processor to speculatively execute instructions.

- 4. Which of the following is NOT a characteristic of superscalar processors?
- A) Ability to execute multiple instructions simultaneously
- B) Dependency checking between instructions
- C) Dynamic scheduling of instructions
- D) Single-issue pipeline

View answer

Answer: D) Single-issue pipeline

Explanation: Superscalar processors have multiple execution units and can execute multiple instructions per clock cycle, which distinguishes them from single-issue pipelines.

- 5. What is the purpose of register renaming in out-of-order execution processors?
- A) To increase the number of general-purpose registers
- B) To map architectural registers to physical registers

- C) To reduce the number of pipeline stages
- D) To simplify the instruction set architecture

Answer: B) To map architectural registers to physical registers

Explanation: Register renaming allows the processor to assign physical registers dynamically, avoiding data hazards and improving performance in out-of-order execution.

6. Which of the following memory consistency models provides the strongest ordering guarantees?

- A) Sequential consistency
- B) Weak consistency
- C) Release consistency
- D) Total store ordering

View answer

Answer: A) Sequential consistency

Explanation: Sequential consistency guarantees that the result of any execution is the same as if the operations of all processors were executed in some sequential order.

- 7. Which of the following cache coherence protocols uses a directory-based approach?
- A) MSI (Modified, Shared, Invalid)
- B) MESI (Modified, Exclusive, Shared, Invalid)

- C) MOESI (Modified, Owned, Exclusive, Shared, Invalid)
- D) MESIF (Modified, Exclusive, Shared, Invalid, Forward)

View answer Answer: C) MOESI (Modified, Owned, Exclusive, Shared, Invalid)

Explanation: MOESI protocol is a directory-based cache coherence protocol used to maintain coherence in multiprocessor systems.

- 8. Which of the following is a characteristic of a dataflow architecture?
- A) Execution is driven by the availability of data
- B) Execution is controlled by program counters
- C) Instructions are executed sequentially
- D) Instructions are executed based on branch predictions

View answer

Answer: A) Execution is driven by the availability of data

Explanation: In dataflow architectures, instructions are executed as soon as their operands are available, allowing for parallelism based on data dependencies.

- 9. Which of the following is NOT a feature of vector processors?
- A) Ability to process multiple data elements simultaneously
- B) Hardware support for SIMD operations
- C) Use of vector registers to hold data elements

D) Support for out-of-order execution

View answer Answer: D) Support for out-of-order execution

Explanation: Vector processors typically execute instructions in order, exploiting parallelism within vector instructions.

10. What is the purpose of speculative execution in computer architecture?

- A) To improve branch prediction accuracy
- B) To reduce the overhead of cache coherence protocols
- C) To predict the outcome of memory operations
- D) To execute instructions before it is certain they should be executed

View answer

Answer: D) To execute instructions before it is certain they should be executed

Explanation: Speculative execution allows the processor to execute instructions ahead of time based on branch prediction, improving performance by overlapping computation and memory access.

11. Which of the following techniques is used to reduce the impact of memory latency in modern processors?

- A) Cache prefetching
- B) Branch prediction
- C) Register renaming

D) Scoreboarding

View answer Answer: A) Cache prefetching

Explanation: Cache prefetching anticipates future memory accesses and fetches data into the cache before it is explicitly requested, reducing the impact of memory latency.

- 12. What is the purpose of a branch target buffer (BTB) in computer architecture?
- A) To store the target addresses of branch instructions
- B) To predict the direction of branch instructions
- C) To buffer the instructions following a taken branch
- D) To manage the allocation of branch predictor resources

View answer

Answer: A) To store the target addresses of branch instructions

Explanation: A BTB caches the target addresses of previously encountered branch instructions, allowing for fast retrieval of branch targets.

13. Which of the following is NOT a characteristic of a RISC (Reduced Instruction Set Computing) architecture?

- A) Fixed-length instruction encoding
- B) Large number of addressing modes
- C) Simple and orthogonal instruction set
- D) Load/store architecture

Answer: B) Large number of addressing modes

Explanation: RISC architectures typically have a limited number of addressing modes to simplify instruction decoding and execution.

- 14. What is the purpose of a TLB (Translation Lookaside Buffer) in a computer system?
- A) To cache virtual-to-physical address translations
- B) To store instruction opcodes for quick access
- C) To buffer data during memory transfers
- D) To maintain coherence between cache levels

View answer

Answer: A) To cache virtual-to-physical address translations

Explanation: The TLB caches frequently used translations from virtual memory addresses to physical memory addresses, improving memory access performance.

15. Which of the following is a characteristic of SIMD (Single Instruction, Multiple Data) architectures?

- A) Instructions operate on multiple data elements simultaneously
- B) Instructions are executed sequentially
- C) Each instruction can access a different memory location
- D) Instructions are executed out of order

Answer: A) Instructions operate on multiple data elements simultaneously

Explanation: SIMD architectures execute a single instruction on multiple data elements in parallel, exploiting data-level parallelism.

16. Which of the following cache replacement policies is based on the principle of "least recently used"?

- A) Random replacement
- B) FIFO (First-In, First-Out) replacement
- C) LRU (Least Recently Used) replacement
- D) LFU (Least Frequently Used) replacement

View answer

Answer: C) LRU (Least Recently Used) replacement

Explanation: LRU replacement evicts the cache line that has not been accessed for the longest time.

- 17. What is the primary advantage of a multi-core processor over a single-core processor?
- A) Higher clock frequency
- B) Greater cache capacity
- C) Increased parallelism
- D) Improved branch prediction accuracy

View answer Answer: C) Increased parallelism

Explanation: Multi-core processors have multiple processing units, allowing them to execute multiple tasks simultaneously and thus increasing overall system throughput.

18. Which of the following is NOT a characteristic of VLIW (Very Long Instruction Word) architectures?

- A) Fixed-length instruction encoding
- B) Multiple instructions executed in parallel
- C) Compiler-driven instruction scheduling
- D) Dynamic instruction reordering

View answer

Answer: D) Dynamic instruction reordering

Explanation: VLIW architectures rely on the compiler to schedule instructions for parallel execution, rather than dynamically reordering instructions at runtime.

19. Which of the following cache coherence protocols is commonly used in shared-memory multiprocessor systems?

- A) MESI (Modified, Exclusive, Shared, Invalid)
- B) MOESI (Modified, Owned, Exclusive, Shared, Invalid)
- C) MSI (Modified, Shared, Invalid)
- D) MESIF (Modified, Exclusive, Shared, Invalid, Forward)

Answer: A) MESI (Modified, Exclusive, Shared, Invalid)

Explanation: MESI protocol is widely used to maintain cache coherence in shared-memory multiprocessor systems.

- 20. What is the primary advantage of a Non-Uniform Memory Access (NUMA) architecture?
- A) Lower memory latency
- B) Greater memory bandwidth
- C) Simpler cache coherence protocols
- D) Reduced power consumption

View answer Answer: A) Lower memory latency

Explanation: NUMA architectures reduce memory latency by providing each processor with access to its own local memory, minimizing the need to access remote memory.

Related posts:

- 1. Cloud Computing MCQs
- 2. Data Science MCQs
- 3. Ethical Hacking MCQs
- 4. Computer Organization and Architecture MCQs
- 5. DBMS Normalization MCQs
- 6. Social Issues and the Environment MCQ

- 7. Field work mcq
- 8. Discrete Structure MCQ
- 9. Stacks MCQ
- 10. TREE MCQ
- 11. Graphs MCQ
- 12. Introduction to Digital Communication MCQ
- 13. Introduction to Object Oriented Thinking & Object Oriented Programming MCQ
- 14. Encapsulation and Data Abstraction MCQ
- 15. Transform Calculus MCQ
- 16. Concept of Probability MCQ
- 17. Algorithms, Designing MCQ
- 18. Software Design MCQ
- 19. Software Analysis and Testing MCQ
- 20. Software Maintenance & Software Project Measurement MCQ
- 21. Multiprocessors MCQ
- 22. Introduction to Operating Systems MCQ
- 23. File Systems MCQ
- 24. Software architecture models MCQ
- 25. Software architecture implementation technologies MCQ
- 26. Software Architecture analysis and design MCQ
- 27. Introduction to Swarm Intelligence, Swarm Intelligence Techniques MCQ
- 28. Neural Network History and Architectures MCQ
- 29. Autoencoder MCQ
- 30. Wireless LAN MCQ
- 31. Mobile transport layer MCQ
- 32. Big Data MCQ
- 33. Cryptography MCQ

- 34. Cryptographic MCQs
- 35. Information Security MCQ
- 36. Clustering & Association Rule mining MCQ
- 37. Fundamentals of Agile Process MCQ
- 38. Agile Projects MCQs
- 39. CNNs MCQ
- 40. Reinforcement Learning and Sequential Models MCQs
- 41. Machine Learning in ImageNet Competition mcq
- 42. Computer Graphics Multimedia PYQ
- 43. Visualization MCQ
- 44. Multimedia MCQs
- 45. Introduction to compiling & Lexical Analysis MCQs
- 46. Organization and Knowledge Management MCQs
- 47. Telecommunications and Networks in Knowledge Management MCQs
- 48. Components of a Knowledge Strategy MCQs
- 49. Human Resource Management for rural India MCQs
- 50. Management of Rural Financing MCQs
- 51. Research Methodology MCQs
- 52. IoT MCQs
- 53. INTRODUCTION Block Chain Technologies MCQs
- 54. Understanding Block chain with Crypto currency MCQs
- 55. Data in the cloud MCQs
- 56. Cloud Security MCQs
- 57. Issues in cloud computinG MCQs
- 58. Review of Object Oriented Concepts and Principles MCQs.
- 59. Introduction to RUP MCQs.
- 60. UML and OO Analysis MCQs

- 61. Facet Model Recognition MCQs
- 62. Knowledge Based Vision MCQs
- 63. Game Design and Semiotics MCQs
- 64. MQTT, CoAP, XMPP, AMQP MCQs
- 65. IoT MCQs: Platforms, Security, and Case Studies
- 66. MCQs on Innovation and Entrepreneurship
- 67. Grammars MCQs
- 68. Push down Automata MCQs
- 69. Turing Machine MCQs
- 70. DBMS Concepts & SQL Essentials MCQs
- 71. DESCRIPTIVE STATISTICS MCQs
- 72. INTRODUCTION TO BIG DATA MCQ
- 73. Classification Algorithms MCQs
- 74. Pattern Recognition and Clustering MCQs
- 75. Feature Extraction & Selection Concepts and Algorithms MCQs
- 76. Web Development Essentials MCQs
- 77. HTML MCQs
- 78. Style sheets MCQs
- 79. C Programming Essentials Structures, Preprocessor, and Unions MCQs
- 80. Basic concepts of OOP MCQS
- 81. The Shell Basic Commands, Shell Programming MCQs
- 82. File System MCQs
- 83. Process Control MCQS
- 84. Environmental Pollution mcqs
- 85. Social Issues and the Environment mcqs
- 86. Signals and Systems MCQs
- 87. Modulation Techniques mcqs

- 88. FM Modulation & Transmission MCQs
- 89. Understanding AM and FM Transmission Noise and Receiver Characteristics
- 90. Feedback Amplifiers and Oscillators MCQs
- 91. Introduction to ICs and Op-Amps MCQs
- 92. Op-Amp Characteristics MCQs
- 93. Frequency Analysis of Discrete Time Signals mcqs
- 94. Efficient Computation of the DFT mcqs
- 95. Digital filters Design Techniques Mcqs
- 96. Data Communication mcqs
- 97. OSI model mcqs
- 98. ERROR CONTROL AND DATA LINK PROTOCOLS mcqs
- 99. Satellite Communication & Polarization MCQs
- 100. Satellite and Earth Segment MCQs
- 101. Satellite Communication MCQs
- 102. Input Output and Peripheral Devices mcqs
- 103. PHYSIOLOGY AND TRANSDUCERS mcqs
- 104. ELECTRO PHYSIOLOGICAL MEASUREMENTS mcqs
- 105. Inverters & Cycloconverters Inverters MCQs
- 106. AC Voltage Controllers MCQs
- 107. DC DC Converters MCQS
- 108. Microwave Engineering MCQs
- 109. Microwave Semiconductor Devices MCQs
- 110. RF Network Analysis & Measurement MCQs
- 111. Error Control Coding MCQs
- 112. BCH and Convolutional Codes MCQs
- 113. Wireless Communication Essentials MCQs
- 114. Cochannel interference reduction MCQs

- 115. IoT Technologies MCQS
- 116. IOT Design methodology MCQs
- 117. Optical sources and detectors MCQs
- 118. Optical Communication MCQs
- 119. Review of Cellular Networks MCQS
- 120. LTE systems MCQS
- 121. Image Restoration MCQs
- 122. Compression & Image Watermarking MCQs
- 123. Cathode Ray Tubes, Oscilloscopes, and Bridge Circuits MCQs
- 124. Transducer MCQs
- 125. Logic Families and Semiconductor Memories MCQS
- 126. Semiconductor MCQs
- 127. Network Theorems MCQS
- 128. Electrical Circuit Analysis and Laplace Transform MCQs
- 129. Sampling, Modulation, and Multiplexing MCQs
- 130. Digital Communication Techniques MCQs
- 131. RF Transmission Lines and Matching Techniques: MCQs
- 132. Stones, Brick, Mortar and Concrete MCQs
- 133. Tacheometry MCQS
- 134. Curves MCQS
- 135. Simple Stress and Strains MCQs
- 136. Bending and Shearing Stresses MCQs
- 137. Laminar Flow MCQs
- 138. Fluid Mechanics MCQs
- 139. Construction equipments MCQs
- 140. Contracts MCQs
- 141. Valuation MCQS

- 142. Marine Construction MCQs
- 143. Urban Planning MCQs
- 144. Traffic transportation systems MCQs
- 145. Renewable Energy MCQs
- 146. Renewable Energy Systems Overview MCQ
- 147. Finance and Accounting MCQs
- 148. Entrepreneurial Sickness and Small Business Growth MCQs
- 149. Indeterminate Structures-I MCQS
- 150. Indeterminate Structures II MCQs
- 151. Tunnels MCQS
- 152. Geology Earth's Processes and Phenomena MCQs
- 153. Advanced Waste-water treatment MCQS
- 154. Introduction of Air pollution MCQS
- 155. Structural Engineering MCQs
- 156. Building Services MCQs
- 157. Design of Slabs MCQS
- 158. Columns & Footings MCQs
- 159. Irrigation water requirement and Soil-Water-Crop relationship MCQS
- 160. Ground Water and Well irrigation MCQs
- 161. Structural Joint MCQs
- 162. Design of abnormal load MCQS
- 163. Cost effective construction techniques and equipments MCQs
- 164. Cost effective sanitation MCQS
- 165. Fluid Machines MCQs
- 166. Intellectual Property Rights MCQs
- 167. Impact analysis MCQs
- 168. Preparation of written documentation MCQs

- 169. Basis of Structural Design and Connection Design MCQS
- 170. Design of Compression and Tension Members MCQs
- 171. Hydrology MCQs
- 172. Hydrology MCQs
- 173. Design of R.C. Bridge MCQs
- 174. Design of Steel Bridges MCQs
- 175. Seismic control of structures MCQs
- 176. Introduction to Artificial Intelligence MCQs
- 177. Influence on Serviceability and Durability MCQs
- 178. Maintenance and Retrofitting Techniques MCQs
- 179. Introduction of IC Engine MCQs
- 180. Combustion in SI engines MCQs
- 181. Systems With Two Degrees of Freedom MCQs
- 182. Noise Engineering Subjective response of sound MCQs
- 183. Governor Mechanisms MCQs
- 184. Balancing of Inertia Forces and Moments in Machines MCQs
- 185. Emissions Norms & Measurement MCQs
- 186. Method study MCQs
- 187. SQC-Control charts MCQs
- 188. Process diagnostics MCQs
- 189. Refrigeration & Cooling MCQs
- 190. Vapour compression system MCQs
- 191. Suspension system MCQs
- 192. Electrical and Control Systems MCQS
- 193. Machine Tools MCQs
- 194. Regulation of Speed MCQs
- 195. Production and Inventory Control MCQs

- 196. Productivity MCQs
- 197. Monitoring and Targeting MCQs
- 198. Thermal energy management MCQs
- 199. Information systems for decision-making MCqs
- 200. System Design Quiz MCQs