

Booth's algorithm is a multiplication algorithm used for binary numbers.

- It is not directly applicable to decimal numbers like +5 and -15.
- However, we can convert these decimal numbers to their binary representations and then apply Booth's algorithm.

Let's convert +5 and -15 to their binary representations:

+5 = 0101

-15 = 1111 (two's complement representation)

Now, let's perform the multiplication using Booth's algorithm.

Step 1: Set up the variables

A = 0101 (binary representation of +5)

B = 1111 (binary representation of -15)

Q = 0000 (accumulator for the result)

Q(-1) = 0 (previous value of the least significant bit of Q)

M = 4 (number of bits in the binary representation)

Step 2: Perform the multiplication using Booth's algorithm

Step	Operation	A	Q	Q(-1)
0	Initial values	0101	0000	0
1	$A = A - B$	0101	0000	0
2	Right Shift	0010	1000	0
3	$A = A + B$	0111	1000	0
4	Right Shift	0011	1100	0
5	$A = A + B$	1011	1100	0
6	Right Shift	1101	1110	0
7	$A = A + B$	0011	1110	0
8	Right Shift	0001	1111	1
9	$A = A + B$	1111	1111	1
10	Right Shift	1111	1111	1

The final result is $Q = 1111$ (binary), which is equal to -15 in decimal notation.

Therefore, the result of multiplying +5 and -15 using Booth's algorithm is -15.

Related Posts:

1. Structure of Desktop computers

2. Logic Gates
3. Register Organization
4. Bus structure in Computer Organization
5. Addressing modes
6. Register Transfer Language
7. Numerical problem on Direct mapping
8. Registers in Assembly Language Programming
9. Array in Assembly Language Programming
10. Net 31
11. If cache access time is 100ns, main memory access time is 1000ns and the hit ratio is 0.9. Find the average access time and also define hit ratio.
12. How to start with GNU Simulator 8085
13. Cache Updating Scheme
14. Cache Memory
15. Principle of Cache Memory
16. Cache Mapping
17. Addition and subtraction in fixed point numbers
18. PCI Bus
19. Booths Algorithm
20. Write a short note on design of arithmetic unit ?
21. Write a short note on Array processors ?
22. Write a short note on LRU algorithm ?
23. What is the format of Micro Instruction in Computer Architecture explain ?
24. What is the layout of pipelined instruction in Computer Architecture ?
25. Explain the following interfaces in Detail: PCI Bus, SCSI Bus, USB Bus
26. What is Memory Organization ? Discuss different types of Memory Organization in Computer System.

27. Computer Organization Q and A
28. Write short note on improving cache performance methods in detail ?
29. What is Multiprocessor ? Explain inter process communication in detail ?
30. Briefly explain the concept of pipelining in detail ?
31. Discuss the following in detail: RISC architecture, Vector processing ?
32. Define the instruction format ? Explain I/O System in detail ?
33. Explain the design of arithmetic and logic unit by taking an example ?
34. Explain how addition and subtraction are performed in fixed point number ?
35. Explain different modes of data transfer between the central computer and I/O device ?
36. Differentiate between Serial and parallel data transfer ?
37. Explain signed magnitude, signed 1's complement and signed 2's complement representation of numbers. Find the range of numbers in all three representations for 8 bit register.
38. If cache access time is 100 ns, main memory access time is 1000 ns and the hit ratio is 0.9. Find the average access time and also define hit ratio.
39. Explain hardwired microprogrammed control unit ? What is address sequencer circuit ?
40. Explain how a stack organized computer executes instructions? What is Stack?
41. Draw and explain the memory hierarchy in a digital computer. What are advantages of cache memory over main memory?
42. What is Associative memory? Explain the concept of address space and memory space in Virtual memory.
43. What is Paging? Explain how paging can be implemented in CPU to access virtual memory.
44. Explain SIMD array processor along with its architectural diagram ?
45. Write short notes on
46. Draw the functional and structural views of a computer system and explain in detail ?

47. Explain general register organization.
48. Compare and contrast DMA and I/O processors ?
49. Define the following: a) Flynn's taxonomy b) Replacement algorithm
50. Explain the various pipeline vector processing methods ?
51. Describe the language features for parallelism ?
52. What are different addressing modes? Explain them.
53. Explain any page replacement algorithm with the help of example ?
54. What is mapping? Name all the types of cache mapping and explain anyone in detail.
55. Explain arithmetic pipeline ?
56. Write short notes on, a) SIMD, b) Matrix multiplication c) Instruction format
57. Differentiate: a) Maskable and non-maskable interrupt b) RISC and CISC
58. Computer Organization Previous Years Solved Questions