One common page replacement algorithm is the Least Recently Used (LRU) algorithm. The LRU algorithm replaces the page that has not been used for the longest time.

Let's consider an example with a memory of four page frames and a sequence of page references: 1, 2, 3, 4, 1, 2, 5, 1, 2, 3, 4, 5.

Initially, all page frames are empty:

When the first page reference (1) comes in, it is placed in the first frame:

When the second page reference (2) comes in, it is placed in the second frame:

When the third page reference (3) comes in, it is placed in the third frame:

When the fourth page reference (4) comes in, it is placed in the fourth frame:

```
|---|---|---|
| 1 | 2 | 3 | 4 |
|---|---|---|
```

When the fifth page reference (1) comes in, it is already in memory, so there is no page fault:

```
|---|---|---|
| 1 | 2 | 3 | 4 |
|---|---|---|
```

When the sixth page reference (2) comes in, it is already in memory, so there is no page fault:

```
|---|---|
| 1 | 2 | 3 | 4 |
|---|---|
```

When the seventh page reference (5) comes in, all page frames are in use. The LRU page is the one that has not been used for the longest time, which is page 3. So, page 3 is replaced

with page 5:

```
|---|---|---|
| 1 | 2 | 5 | 4 |
|---|---|
```

When the eighth page reference (1) comes in, page 1 is already in memory, so there is no page fault:

```
|---|---|
| 1 | 2 | 5 | 4 |
|---|---|
```

When the ninth page reference (2) comes in, page 2 is already in memory, so there is no page fault:

```
|---|---|---|
| 1 | 2 | 5 | 4 |
|---|---|
```

When the tenth page reference (3) comes in, page 3 is not in memory, and all page frames are in use. The LRU page is page 4, which has not been used for the longest time. So, page 4 is replaced with page 3:

```
|---|---|
```

When the eleventh page reference (4) comes in, page 4 is not in memory, and all page frames are in use. The LRU page is page 1, which has not been used for the longest time. So, page 1 is replaced with page 4:

When the ninth page reference (5) comes in, page 5 is already in memory, so there is no page fault:

Related posts:

- 1. Structure of Desktop computers
- 2. Logic Gates
- 3. Register Organization
- 4. Bus structure in Computer Organization
- 5. Addressing modes
- 6. Register Transfer Language

- 7. Numerical problem on Direct mapping
- 8. Registers in Assembly Language Programming
- 9. Array in Assembly Language Programming
- 10. Net 31
- 11. How to start with GNU Simulator 8085
- 12. Cache Updating Scheme
- 13. Cache Memory
- 14. Principle of Cache Memory
- 15. Cache Mapping
- 16. Addition and subtraction in fixed point numbers
- 17. PCI Bus
- 18. Booths Algorithm
- 19. Write a short note on design of arithmetic unit?
- 20. Write a short note on Array processors?
- 21. Write a short note on LRU algorithm?
- 22. What is the format of Micro Instruction in Computer Architecture explain?
- 23. What is the layout of pipelined instruction in Computer Architecture?
- 24. Explain the following interfaces in Detail:PCI Bus, SCSI Bus, USB Bus
- 25. What is Memory Organization? Discuss different types of Memory Organization in Computer System.
- 26. Computer Organization Q and A
- 27. Write short note on improving cache performance methods in detail?
- 28. What is Multiprocessor? Explain inter process communication in detail?
- 29. Briefly explain the concept of pipelining in detail?
- 30. Discuss the following in detail: RISC architecture, Vector processing?
- 31. Define the instruction format? Explain I/O System in detail?
- 32. Explain the design of arithmetic and logic unit by taking on example?

- 33. Explain how addition and subtraction are performed in fixed point number?
- 34. Explain different modes of data transfer between the central computer and I/O device ?
- 35. Differentiate between Serial and parallel data transfer?
- 36. Explain signed magnitude, signed I's complement and signed 2's complement representation of numbers. Find the range of numbers in all three representations for 8 bit register.
- 37. If cache access time is IOOns, main memory access time is 1000 ns and the hit ratio is 0.9. Find the average access time and also define hit ratio.
- 38. Explain hardwired microprogrammed control unit? What is address sequencer circuit?
- 39. Explain how a stack organized computer executes instructions? What is Stack?
- 40. Draw and explain the memory hierarchy in a digital computer. What are advantages of cache memory over main memory?
- 41. What is Associative memory? Explain the concept of address space and memory space in Virtual memory.
- 42. What is Paging? Explain how paging can be implemented in CPU to access virtual memory.
- 43. Explain SIMD array processor along with its architectural diagram?
- 44. Write short notes on
- 45. Draw the functional and structural views of a computer system and explain in detail?
- 46. Explain general register organization.
- 47. Compare and contrast DMA and I/O processors?
- 48. Define the following: a) Flynn's taxonomy b) Replacement algorithm
- 49. Explain the various pipeline vector processing methods?
- 50. Describe the language features for parallelism?
- 51. What are different addressing modes? Explain them.
- 52. What is mapping? Name all the types of cache mapping and explain anyone in detail.

- 53. Explain arithmetic pipeline?
- 54. Write short notes on, a) SIMD, b) Matrix multiplication c) Instruction format
- 55. Differentiate: a) Maskable and non-maskable interrupt b) RISC and CISC
- 56. Computer Organization Previous Years Solved Questions
- 57. Booths algorithm to muliyiply +5 and -15