CBSE NET July 2016 PAPER II

Q. In a Positive edge triggered JK flip-flop, if J and K both are high then the output will be _____ on the rising edge of the clock.

(A) No change(B) Set(C) Reset(D) Toggle

Ans :- (D)

Explanation:-State table of JK Flip Flop –

J	K	OUTPUT
0	0	No change
0	1	0
1	0	1
1	1	Toggle

Related posts:

- 1. Structure of Desktop computers
- 2. Logic Gates
- 3. Register Organization
- 4. Bus structure in Computer Organization

- 5. Addressing modes
- 6. Register Transfer Language
- 7. Numerical problem on Direct mapping
- 8. Registers in Assembly Language Programming
- 9. Array in Assembly Language Programming
- 10. Net 42
- 11. CBSE NET 2004 38
- 12. Cbse net 2004 37
- 13. Cbse net 2004
- 14. CBSE Net 2017
- 15. Ugc net 2017 solved
- 16. Net 14
- 17. Net 13
- 18. Net 12
- 19. Net 11
- 20. Net 10
- 21. Net 9
- 22. Net 9
- 23. Net 8
- 24. Net 7
- 25. Net 6
- 26. Net 5
- 27. NET 4
- 28. NET 3
- 29. NET 1
- 30. NET 2
- 31. Net 35

- 32. Net 34
- 33. Net 33
- 34. Net 32
- 35. Net 29
- 36. Net 30
- 37. Net 28
- 38. Net 26
- 39. Net 27
- 40. Net 52
- 41. Net 51
- 42. Net 50
- 43. Net 49
- 44. Net 48
- 45. Net 47
- 46. Net 46
- 47. Net 45
- 48. Net 44
- 49. Net 43
- 50. Net 41
- 51. Net 40
- 52. Net 39
- 53. Net 38
- 54. Net 37
- 55. Net 36
- 56. UGC NET November 2017 Paper II
- 57. UGC NET CS Paper 2 June 2012
- 58. Readers Writes Problem | UGC NET Dec 2018

- 59. Suppose a system has 12 instances | UGC NET Dec 2018
- 60. Data warehouse | UGC NET Dec 2018
- 61. How to start with GNU Simulator 8085
- 62. Cache Updating Scheme
- 63. Cache Memory
- 64. Principle of Cache Memory
- 65. Cache Mapping
- 66. Addition and subtraction in fixed point numbers
- 67. PCI Bus
- 68. Booths Algorithm
- 69. Write a short note on design of arithmetic unit ?
- 70. Write a short note on Array processors ?
- 71. Write a short note on LRU algorithm ?
- 72. What is the format of Micro Instruction in Computer Architecture explain ?
- 73. What is the layout of pipelined instruction in Computer Architecture ?
- 74. Explain the following interfaces in Detail:PCI Bus, SCSI Bus, USB Bus
- 75. What is Memory Organization ? Discuss different types of Memory Organization in Computer System.
- 76. Computer Organization Q and A
- 77. Write short note on improving cache performance methods in detail ?
- 78. What is Multiprocessor ? Explain inter process communication in detail ?
- 79. Briefly explain the concept of pipelining in detail ?
- 80. Discuss the following in detail: RISC architecture, Vector processing ?
- 81. Define the instruction format ? Explain I/O System in detail ?
- 82. Explain the design of arithmetic and logic unit by taking on example ?
- 83. Explain how addition and subtraction are performed in fixed point number ?
- 84. Explain different modes of data transfer between the central computer and I/O device

?

- 85. Differentiate between Serial and parallel data transfer ?
- 86. Explain signed magnitude, signed I's complement and signed 2's complement representation of numbers. Find the range of numbers in all three representations for 8 bit register.
- 87. If cache access time is IOOns, main memory access time is 1000 ns and the hit ratio is0.9. Find the average access time and also define hit ratio.
- 88. Explain hardwired microprogrammed control unit? What is address sequencer circuit?
- 89. Explain how a stack organized computer executes instructions? What is Stack?
- 90. Draw and explain the memory hierarchy in a digital computer. What are advantages of cache memory over main memory?
- 91. What is Associative memory? Explain the concept of address space and memory space in Virtual memory.
- 92. What is Paging? Explain how paging can be implemented in CPU to access virtual memory.
- 93. Explain SIMD array processor along with its architectural diagram ?
- 94. Write short notes on
- 95. Draw the functional and structural views of a computer system and explain in detail ?
- 96. Explain general register organization.
- 97. Compare and contrast DMA and I/O processors ?
- 98. Define the following: a) Flynn's taxonomy b) Replacement algorithm
- 99. Explain the various pipeline vector processing methods ?
- 100. Describe the language features for parallelism ?
- 101. What are different addressing modes? Explain them.
- 102. Explain any page replacement algorithm with the help of example ?
- 103. What is mapping? Name all the types of cache mapping and explain anyone in detail.
- 104. Explain arithmetic pipeline ?

- 105. Write short notes on, a) SIMD, b) Matrix multiplication c) Instruction format
- 106. Differentiate: a) Maskable and non-maskable interrupt b) RISC and CISC
- 107. Computer Organization Previous Years Solved Questions
- 108. Booths algorithm to muliyiply +5 and -15