"mapping" refers to the process of associating data in a larger memory space (such as main memory) with a smaller, faster memory space (such as a cache). In the context of cache memory, mapping refers to the way in which the cache is organized to store and retrieve data from main memory.

There are three main types of cache mapping:

- 1. Direct-mapped
- 2. Fully associative
- 3. Set-associative.

1. Direct-mapped cache mapping

In a direct-mapped cache, each block of data in main memory is mapped to exactly one block in the cache. The mapping is based on the address of the data in main memory, which is divided into two parts: a tag and an index. The tag is used to identify the block of data in main memory, while the index is used to identify the block of data in the cache. For example, if the cache has 8 blocks and the memory address is 32 bits, the lower 3 bits could be used as the index, allowing for 8 blocks in the cache.

2. Fully associative cache mapping

In a fully associative cache, each block of data in main memory can be mapped to any block in the cache. There is no fixed mapping based on the memory address, so the cache can be searched for a matching block of data without first determining the index. This allows for more flexible use of the cache space, but requires a more complex search mechanism to find the desired data.

3. Set-associative cache mapping

A set-associative cache is a compromise between direct-mapped and fully associative mapping. It is divided into a number of sets, each of which contains multiple blocks of data. Each block of data in main memory is mapped to one of the sets, and within each set, the blocks are arranged in a specific order (such as LRU). The mapping process uses both the tag and a portion of the address to determine which set the data should be mapped to. For example, if the cache has 8 blocks and is divided into 2 sets of 4 blocks each, the lower 2 bits of the address could be used to determine the set, while the remaining bits would be used as the tag.

Example

As an example, consider a set-associative cache with 4 sets and 4 blocks per set, for a total of 16 blocks. Suppose we want to map a block of data with address 0x12345678 into the cache. The address is divided into a tag and an index: the tag is the upper 20 bits (0x12345), and the index is the lower 4 bits (0x8). The index is used to determine which set the data should be mapped to, so in this case, it would be set 0. Within set 0, the blocks are arranged in a specific order (such as LRU), and the cache controller would search for a matching block of data based on the tag. If a matching block is found, it is used to satisfy the memory request. If not, the block is fetched from main memory and stored in the cache, displacing the least recently used block if necessary.

Related posts:

- 1. Structure of Desktop computers
- 2. Logic Gates
- 3. Register Organization

- 4. Bus structure in Computer Organization
- 5. Addressing modes
- 6. Register Transfer Language
- 7. Numerical problem on Direct mapping
- 8. Registers in Assembly Language Programming
- 9. Array in Assembly Language Programming
- 10. Net 31
- 11. How to start with GNU Simulator 8085
- 12. Cache Updating Scheme
- 13. Cache Memory
- 14. Principle of Cache Memory
- 15. Cache Mapping
- 16. Addition and subtraction in fixed point numbers
- 17. PCI Bus
- 18. Booths Algorithm
- 19. Write a short note on design of arithmetic unit ?
- 20. Write a short note on Array processors ?
- 21. Write a short note on LRU algorithm ?
- 22. What is the format of Micro Instruction in Computer Architecture explain ?
- 23. What is the layout of pipelined instruction in Computer Architecture ?
- 24. Explain the following interfaces in Detail:PCI Bus, SCSI Bus, USB Bus
- 25. What is Memory Organization ? Discuss different types of Memory Organization in Computer System.
- 26. Computer Organization Q and A
- 27. Write short note on improving cache performance methods in detail ?
- 28. What is Multiprocessor ? Explain inter process communication in detail ?
- 29. Briefly explain the concept of pipelining in detail ?

- 30. Discuss the following in detail: RISC architecture, Vector processing ?
- 31. Define the instruction format ? Explain I/O System in detail ?
- 32. Explain the design of arithmetic and logic unit by taking on example ?
- 33. Explain how addition and subtraction are performed in fixed point number ?
- 34. Explain different modes of data transfer between the central computer and I/O device ?
- 35. Differentiate between Serial and parallel data transfer ?
- 36. Explain signed magnitude, signed I's complement and signed 2's complement representation of numbers. Find the range of numbers in all three representations for 8 bit register.
- 37. If cache access time is IOOns, main memory access time is 1000 ns and the hit ratio is0.9. Find the average access time and also define hit ratio.
- 38. Explain hardwired microprogrammed control unit ? What is address sequencer circuit ?
- 39. Explain how a stack organized computer executes instructions? What is Stack?
- 40. Draw and explain the memory hierarchy in a digital computer. What are advantages of cache memory over main memory?
- 41. What is Associative memory? Explain the concept of address space and memory space in Virtual memory.
- 42. What is Paging? Explain how paging can be implemented in CPU to access virtual memory.
- 43. Explain SIMD array processor along with its architectural diagram ?
- 44. Write short notes on
- 45. Draw the functional and structural views of a computer system and explain in detail ?
- 46. Explain general register organization.
- 47. Compare and contrast DMA and I/O processors ?
- 48. Define the following: a) Flynn's taxonomy b) Replacement algorithm
- 49. Explain the various pipeline vector processing methods ?

- 50. Describe the language features for parallelism ?
- 51. What are different addressing modes? Explain them.
- 52. Explain any page replacement algorithm with the help of example ?
- 53. Explain arithmetic pipeline ?
- 54. Write short notes on, a) SIMD, b) Matrix multiplication c) Instruction format
- 55. Differentiate: a) Maskable and non-maskable interrupt b) RISC and CISC
- 56. Computer Organization Previous Years Solved Questions
- 57. Booths algorithm to muliyiply +5 and -15